

What Is Claimed Is:

1. A self-testable double data rate (DDR) circuit, comprising:
a stimulus generator configured to generate a test DDR signal;
5 an evaluator configured to compare said test DDR signal with a response
signal produced by the DDR circuit in response to said test DDR signal; and
a result generator configured to generate an error condition if said response
signal does not have a predetermined relationship to said test DDR signal.
- 10 2. The self-testable DDR circuit of claim 1, wherein said stimulus
generator, said evaluator and said result generator are located on a single
semiconductor chip.
- 15 3. The self-testable DDR circuit of claim 2, wherein self-testing of
said self-testable DDR circuit is performed without said test DDR signal or said
response signal crossing a boundary of the semiconductor chip, thereby allowing
said self-testing to be performed at an on-chip clock speed.
- 20 4. The self-testable DDR circuit of claim 1, wherein said stimulus
generator comprises a linear feedback shift register.
- 25 5. The self-testable DDR circuit of claim 1, wherein said test DDR
signal is generated and evaluated during a self-testing mode of operation
controlled by a built-in self-test controller.
6. The self-testable DDR circuit of claim 5, wherein said response
signal is produced by the DDR circuit at the same data rate as the DDR circuit

operates during a normal mode of operation.

7. The self-testable DDR circuit of claim 1, wherein said evaluator is configured to perform said comparison dynamically as said response signal is generated.

8. The self-testable DDR circuit of claim 1, wherein said result generator is configured to maintain said error condition during generation and evaluation of a subsequent test DDR signal.

9. A double data rate (DDR) macro cell for a self-testable input/output interface, the macro cell comprising:
a signal generator configured to generate an input signal pattern for testing the input/output interface;
an evaluator configured to compare said input signal pattern with an output pattern produced by the input/output interface in response to said input signal pattern; and
a result generator configured to indicate an error if said output signal pattern differs from said input signal pattern;
wherein said signal generator, said evaluator and said result generator are located on a single semiconductor chip.

10. The DDR macro cell of claim 9, wherein testing of the input/output interface is performed without said input signal pattern or said output signal pattern crossing a boundary of the semiconductor chip, thereby allowing said testing to be performed at an on-chip clock speed.

0996866-12701

11. The DDR macro cell of claim 9, wherein said signal generator comprises a linear feedback shift register.

12. The DDR macro cell of claim 11, wherein said linear feedback
5 shift register has a characteristic polynomial of $x^{10} + x^3 + 1$.

13. The DDR macro cell of claim 9, wherein said evaluator performs said comparison in real-time as the input/output interface produces said output
10 pattern.

14. The DDR macro cell of claim 9, wherein the input/output interface produces data in DDR form at a first data rate in a normal operating mode and produces said output pattern at said first data rate in a self-testing mode.

15. The DDR macro cell of claim 9, wherein the DDR macro cell is a
15 DDR data output macro cell.

16. The DDR macro cell of claim 9, wherein the DDR macro cell is a
20 DDR data input macro cell.

17. A double data rate (DDR) input/output interface, comprising:
a self-testable output macro cell;
a self-testable input macro cell; and
a self-testable clock macro cell.

18. The DDR input/output interface of claim 17, further comprising a
25 built-in self-test controller configured to control said self-testing of said output

macro cell, said input macro cell and said clock macro cell.

19. The DDR input/output interface of claim 17, wherein said self-testing of each said macro cell is performed at an operational speed of said macro
5 cell.

20. The DDR input/output interface of claim 17, wherein one or more of said output macro cell and said input macro cell comprise:

a signal generator configured to generate a test signal for testing said
10 macro cell;
an evaluator configured to compare said test signal with a response signal produced in response to said test signal; and
a result generator configured to indicate an error if said response signal differs from said test signal.

21. The DDR input/output interface of claim 20, wherein said signal generator, said evaluator and said result generator are located on a single
15 semiconductor chip.

22. The DDR input/output interface of claim 21, wherein testing of said DDR input/output interface is performed without said test signal or said response signal crossing a boundary of the semiconductor chip, thereby allowing
20 said testing to be performed at an on-chip clock speed.

25